

# PROFILE

Name	Dr.Kavitha M V
Position & Affiliation	Associate Professor, Department of CSE
Areas of Interest	VISI Design and Embedded System
Email	Kavitha.ece@cambridge.edu.in
LinkedIn ID	
Google Scholar ID	n68Bn1gAAAAJ
Orchid ID	0009-0008-4450-1268
Vidwan ID	566414
Scopus ID	
Professional Webpage (if any)	

## Educational Qualifications:

Ph.D	VTU	India	2021
MTech	DR. AIT,Bangalore,VTU	India	2009
BE	VEC, Bellary,Gulbarga	India	2000

## Areas of Research:

VLSI Design, IoT, Embedded System

## Brief Profile: (write about yourself)

**Dr. Kavitha MV** received her B.E degree in Electronics and Communication Engineering from the VijayaNagara Engineering college, Gulbarga University, M.Tech. in VLSI Design and Embedded System, Visvesvaraya Technological University and Ph.D. from Visvesvaraya Technological University.

She has around 19+ years of experience in teaching and 8 years of research experience. She is currently working as an Associate Professor in Department of Electronics and Communication Engineering, Cambridge Institute of Technology, Bangalore.

Lead the ECE department as HoD at GCEM, overseeing the implementation of strategic policies, [assessing the department's performance](#), contributing to modification plans, managing the budget and expenditures of the department, taking up teaching jobs, [proposing department changes](#), managing staff, adhering to the compliance standards, conducting research, attending or hosting meetings, and managing resources.

She has published 10 papers in reputed Journals and conferences, out of which six papers in Scopus indexed journals. She is having one patent publication also.

She has organized events like Webinars, Workshops, FDP's,National conferences, quiz and also session chair for

paper presentation event in National Conference. Having experience in setting Question paper for VTU exams multiple times. She has professional ISTE Membership.  
 She has published Published book on “Digital VLSI design”. ISBN:978-93-6674-579-4. She is having experience in setting up labs like Power electronics lab, Analog electronics Lab, Microprocessor and Microcontroller Lab. Guided around thirty projects at BE level.

**Courses Taught: Analog Electronics Circuits, Research Methodology, ARM Microcontroller, VLSI Design, Microelectronics, Low power VLSI Design, HDL Programming , Control Systems, Basic Electronics.**

**Publications/Patents:**

Publications	<ul style="list-style-type: none"> <li>• Kavitha MV , “Adaptive Tunicate Swarm optimization with Partial Transmit Sequence for Phase Optimization in MIMO- OFDM IJRES, Scopus, July 2024.</li> <li>• Kavitha MV, “ Segmentation and classification of medical big data on brain tumor using hybridization technique”, International Journal of Internet Technology letters ,Sept</li> <li>• Kavitha MV, “FPGA based Reconfigurable Convolutional Neural Network Accelerator using Sparse and Convolutional Optimization” International Journal of MDPI- Electronics, May 2022.</li> <li>• Kavitha MV, “A Long Short-Term Memory Network-Based Radio Resource Management for 5G Network” , International Journal of MDPI- Future Internet ,</li> <li>• Kavitha MV, “Low Power FPGA Implementation of 32- Point RFFT For High-Speed Application” International Journal of Advanced Science and Technology, Vol28 No2 (2020 Elsevier indexed by Scopus, Jan 2020 .</li> <li>• Kavitha MV, International conference on “Streaming Video Quality Assessment In Digital TV Streams No Reference Conditions” conducted by GCEM, Bengaluru in June</li> <li>• Kavitha MV, “Design of FFT Based Multipath Delay Commutator for MIMO-OFDM System”, International Journal of Science and Research (IJSR), 7, Issue 7, ISSN: 2319-7064, DOI:10.21275/ART201921, 2018 .</li> <li>• Kavitha MV, “A Novel RTL Architecture for FPGA Implementation of 32- Point FFT for High-Speed Application”, International Journal of IOSR Journal of Computer Engineering (IOSR-JCE) e-ISSN: 2278-0661, p-ISSN: 2278- 8727, 19, Issue 2, PP 28-33, 2017.</li> <li>• Kavitha MV, “Review Paper on Efficient VLSI And Fast Fourier Transform Architectures”, International Journal of Engineering Sciences and Research Technology, DOI: 5281/zenodo.345685, pp. 15-20, 2017.</li> </ul>
Patents	<ul style="list-style-type: none"> <li>• <i>Deep Learning based effective health assessment” on March 2022. Application Number: 202241013009</i></li> </ul>
Book/Book Chapters	Title: Digital VLSI Design. ISBN:978-93-6674-579-4

**Research and Consultancy:**

